Clik here to view.
Tightening the loop on coverage closure
The article describes how methodologies such as graph-based intelligent testbench automation will help engineers efficiently create verification scenarios and stimuli. This is a powerful way of...
View ArticleClik here to view.
Using TLM virtual system prototype for hardware and software validation
The article describes how a methodology based around scalable transaction level modeling (TLM) techniques can be used to enable software design to begin far earlier in a design fl ow and thus allow...
View ArticleClik here to view.
Bridging from ESL models to implementation via high-level hardware synthesis
The article describes a methodology that bridges the gap between SystemC transaction-level models (TLMs) that are used for architectural exploration and SystemC cycle-accurate models of hardware that...
View ArticleClik here to view.
Part 3 – A unified, scalable SystemVerilog approach to chip and subsystem...
The article describes LSI’s work on the use of a single SystemVerilog-based (SV) verification environment for both the chip and its submodules. The environment is based on SV’s Advanced Verification...
View ArticleClik here to view.
A matter of timing
By 2018, the semiconductor industry will be designing chips with 40 billion transistors and between five and 10 billion gates. By 2025, it will be working with more than 100 billion transistors. It...
View ArticleClik here to view.
Parallel simulation of SystemC TLM 2.0 compliant MPSoCs
Introduction Even though they are relatively new themselves, multiprocessor system-on-chips (MPSoCs) containing several cores are already being replaced by massively parallel MPSoCs (or MP2SoCs) that...
View ArticleTransaction level modeling
What is transaction-level modeling? Transaction-level modeling (TLM) is a technique for describing a system by using function calls that define a set of transactions over a set of channels. TLM...
View ArticleNew SystemC reference simulator open for public comment
Last year, the IEEE 1666 SystemC Working Group defined the first revision to the popular standard and a separate ballot group approved it as an official IEEE standard. Final edits were recently...
View ArticleSlow winter or new spring for hardware design?
If you're looking for an entertaining gonzo take on the history and current state of hardware design, I highly recommend "The Slow Winter" by James Mickens, the "Galactic Viceroy of Research...
View ArticleConsistency key to gaining the advantages of IP integration
We’ve been integrating increasing amounts of semiconductor IP, from third-party vendors and previous designs, into IC designs for decades now. But where once an IP block was a rarity embedded in a sea...
View ArticleClik here to view.
Staging virtual prototype bring-up for faster software development
The ability to develop and update embedded software quickly is becoming increasingly important to the success of SoCs. The most successful vendors in the mobile, consumer and automotive sectors have...
View ArticleTransaction level modeling
What is transaction-level modeling? Transaction-level modeling (TLM) is a technique for describing a system by using function calls that define a set of transactions over a set of channels. TLM...
View ArticleNew SystemC reference simulator open for public comment
Last year, the IEEE 1666 SystemC Working Group defined the first revision to the popular standard and a separate ballot group approved it as an official IEEE standard. Final edits were recently...
View ArticleSlow winter or new spring for hardware design?
If you’re looking for an entertaining gonzo take on the history and current state of hardware design, I highly recommend “The Slow Winter” by James Mickens, the “Galactic Viceroy of Research...
View ArticleConsistency key to gaining the advantages of IP integration
We’ve been integrating increasing amounts of semiconductor IP, from third-party vendors and previous designs, into IC designs for decades now. But where once an IP block was a rarity embedded in a sea...
View ArticleClik here to view.
Staging virtual prototype bring-up for faster software development
The ability to develop and update embedded software quickly is becoming increasingly important to the success of SoCs. The most successful vendors in the mobile, consumer and automotive sectors have...
View Article
